2018-02-18 03:50:39 +01:00
|
|
|
#include <stdint.h>
|
2018-02-23 03:08:57 +01:00
|
|
|
#include "cpu_context.h"
|
2018-02-18 03:50:39 +01:00
|
|
|
#include "pmc.h"
|
2018-02-24 01:09:34 +01:00
|
|
|
#include "timers.h"
|
|
|
|
#include "utils.h"
|
2018-02-18 03:50:39 +01:00
|
|
|
|
|
|
|
saved_cpu_context_t g_cpu_contexts[NUM_CPU_CORES] = {0};
|
|
|
|
|
|
|
|
void set_core_entrypoint_and_context_id(uint32_t core, uint64_t entrypoint_addr, uint64_t context_id) {
|
|
|
|
g_cpu_contexts[core].ELR_EL3 = entrypoint_addr;
|
|
|
|
g_cpu_contexts[core].context_id = context_id;
|
|
|
|
}
|
|
|
|
|
|
|
|
uint32_t cpu_on(uint32_t core, uint64_t entrypoint_addr, uint64_t context_id) {
|
|
|
|
/* Is core valid? */
|
|
|
|
if (core >= NUM_CPU_CORES) {
|
|
|
|
return 0xFFFFFFFE;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Is core already on? */
|
|
|
|
if (g_cpu_contexts[core].is_active) {
|
|
|
|
return 0xFFFFFFFC;
|
|
|
|
}
|
|
|
|
|
|
|
|
set_core_entrypoint_and_context_id(core, entrypoint_addr, context_id);
|
|
|
|
|
|
|
|
const uint32_t status_masks[NUM_CPU_CORES] = {0x4000, 0x200, 0x400, 0x800};
|
|
|
|
const uint32_t toggle_vals[NUM_CPU_CORES] = {0xE, 0x9, 0xA, 0xB};
|
|
|
|
|
|
|
|
/* Check if we're already in the correct state. */
|
|
|
|
if ((APBDEV_PMC_PWRGATE_STATUS_0 & status_masks[core]) != status_masks[core]) {
|
|
|
|
uint32_t counter = 5001;
|
|
|
|
|
|
|
|
/* Poll the start bit until 0 */
|
|
|
|
while (APBDEV_PMC_PWRGATE_TOGGLE_0 & 0x100) {
|
|
|
|
wait(1);
|
|
|
|
counter--;
|
|
|
|
if (counter < 1) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Program PWRGATE_TOGGLE with the START bit set to 1, selecting CE[N] */
|
|
|
|
APBDEV_PMC_PWRGATE_TOGGLE_0 = toggle_vals[core] | 0x100;
|
|
|
|
|
|
|
|
/* Poll until we're in the correct state. */
|
|
|
|
counter = 5001;
|
|
|
|
while (counter > 0) {
|
|
|
|
if ((APBDEV_PMC_PWRGATE_STATUS_0 & status_masks[core]) == status_masks[core]) {
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
wait(1);
|
|
|
|
counter--;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|