Fix and/bic inversions in finalize_powerdown

This commit is contained in:
TuxSH 2018-03-09 22:56:41 +01:00
parent 3d72183471
commit 3f627798e7

View File

@ -258,7 +258,7 @@ finalize_powerdown:
/* Same as above, for EL3. */ /* Same as above, for EL3. */
mrs x0, sctlr_el3 mrs x0, sctlr_el3
and x0, x0, #(1 << 2) bic x0, x0, #(1 << 2)
msr sctlr_el3, x0 msr sctlr_el3, x0
isb isb
@ -274,7 +274,7 @@ finalize_powerdown:
/* Disable receiving instruction cache/tbl maintenance operations. */ /* Disable receiving instruction cache/tbl maintenance operations. */
mrs x0, cpuectlr_el1 mrs x0, cpuectlr_el1
and x0, x0, #(1 << 6) bic x0, x0, #(1 << 6)
msr cpuectlr_el1, x0 msr cpuectlr_el1, x0
/* Prepare GICC */ /* Prepare GICC */