Michael Scire
|
3388198a26
|
Add coldboot mmio init (for non 4.x), required for FLOW writes to succeed.
|
2018-03-02 12:45:37 -08:00 |
|
Michael Scire
|
0a80a7caf5
|
Fix coldboot init, Exosphere makes it to PK2LDR in this commit.
|
2018-03-01 20:10:05 -08:00 |
|
TuxSH
|
63d0b08ac4
|
Rewrite relocation stuff
|
2018-03-02 02:47:19 +01:00 |
|
TuxSH
|
82f10b4320
|
Implements missings parts of pk2ldr, refactor relocation a bit
|
2018-03-01 19:11:09 +01:00 |
|
Michael Scire
|
4025781f1c
|
Make clear_bss work regardless of load address
|
2018-03-01 00:59:48 -08:00 |
|
TuxSH
|
1d621f3bf4
|
Fix tzram_map_all_segments
|
2018-03-01 02:36:16 +01:00 |
|
TuxSH
|
19dda5ed48
|
Can't copy to VAs if VA don't exist (at that point of the program)
|
2018-03-01 01:13:10 +01:00 |
|
TuxSH
|
e34d86b16f
|
Fix the set_memory_registers_enable_mmu call
|
2018-03-01 00:05:18 +01:00 |
|
TuxSH
|
3d4dcdde13
|
Fix ttbl init pointer arith bug, other fixes
|
2018-02-28 23:35:30 +01:00 |
|
TuxSH
|
0a89831193
|
Clear bss at runtime like Nintendo actually does
|
2018-02-28 22:29:17 +01:00 |
|
TuxSH
|
6be5b0a52f
|
Implement flush_dcache_all_tzram_pa and invalidate_icache_all_inner_shareable_tzram_pa for the crt0s
|
2018-02-28 19:06:41 +01:00 |
|
TuxSH
|
e5f293e004
|
Implement and use set_memory_registers_enable_mmu
|
2018-02-28 13:32:18 +01:00 |
|
TuxSH
|
0258324872
|
Use provided __libc_init_array and __libc_fini_array, bugfixes
|
2018-02-27 16:10:56 +01:00 |
|
TuxSH
|
24b15dad40
|
Unstub lma2vma code
|
2018-02-27 13:26:51 +01:00 |
|
TuxSH
|
c7d83c6eb6
|
Rewrite the memory map-related code...
...other style fixes, etc.
|
2018-02-26 22:09:35 +01:00 |
|
TuxSH
|
969b781a68
|
Failed attempt to fix loops not being unrolled, other fixes.
|
2018-02-25 21:41:16 +01:00 |
|
TuxSH
|
b0ea9c1a0b
|
Move source files to src/, add Makefile, fix all build and linkage errors, etc.
|
2018-02-25 20:00:50 +01:00 |
|