mirror of
https://github.com/GreemDev/Ryujinx.git
synced 2024-11-28 19:54:29 +01:00
7b35ebc64a
* T32: Implement ADC, ADD, AND, BIC, CMN, CMP, EOR, MOV, MVN, ORN, ORR, RSB, SBC, SUB, TEQ, TST (shifted register) * OpCodeTable: Sort T32 list * Tests: Rename RandomTestCase to PrecomputedThumbTestCase * T32: Tests for AluRsImm instructions * fix nit * fix nit 2
14 lines
402 B
C#
14 lines
402 B
C#
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCodeT32 : OpCode32
|
|
{
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCodeT32(inst, address, opCode);
|
|
|
|
public OpCodeT32(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|
{
|
|
Cond = Condition.Al;
|
|
|
|
OpCodeSizeInBytes = 4;
|
|
}
|
|
}
|
|
} |