

3 DS DSP Note



# ARM II side Registers

IED03000


DSP\_PDATA ←

IED03004

DSP\_PAPR ←


IED03008

DSP\_PCFG



IED0300C

DSP\_PSTS



IED03010

DSP\_PSEM ←

IED03014

DSP\_PMASK ←

IED03018

DSP\_P CLEAR ←

IED0301C

DSP\_SEM ←

IED03020 + 8\*x

DSP\_CMDx ←

IED03024 + 8\*x

DSP\_REPx ←

"Flag"  
bit0: src-is-difo  
bit1: dst-is-difo


DSP[05] Send FIFO (DSP addr, buf, size, flag)  
cmd[0] cmd[1] cmd[2]  
bit0 bit1

DSP[06] Recv FIFO Ex (xbuf, DSP addr, size, flag)  
cmd[0] cmd[1] cmd[2]  
bit0 bit1

1 word → 1 word  
2 ~ 8 word → 8 word  
9 ~ 16 word → 16 word  
> 16 word → panic


- DSP[02] RecvDataIsReady
- DSP[01] RecvData
- DSP[04] Send Data Is Empty
- DSP[03] Send Data
- DSP[16] Get Semaphore Event Handle
- DSP[17] Set Semaphore Mask
- DSP[07] Set Semaphore
- DSP[08] Get Semaphore
- DSP[09] Clear Semaphore
- DSP[0A] Mask Semaphore
- DSP[0B] Check Semaphore Request






Draft





81 85 89 8D

Arabi




$$R4 + F0000000 - FF0000 < 8000$$

$$R4 + F00000 < FF0000$$






Event:



~~DSP[16] Get Semaphore Event Handle~~  
 DSP[16] Get Semaphore Event Handle  
 This event is signaled in app → sys direction




# Memory Mapping




# Semaphore

ARM

DSP



## Semaphore usage:





## Unload sequence: (DSP [12])

- Unregister handler for interrupt bits 48000 (pipe interrupt)
- Send (0x8000) to ~~reg1~~<sup>reg2</sup> and RecvData from reg2 (ignore value)
- Reset DSP - Power off DSP
- remove component node from linked list (???)
- CDC\_DSP\_7(0), CDC\_DSP\_8(1)

## Load sequence: (DSP [11])

- Zero initialize component node

~~Clean Up~~


- Clean Pipe Buffer Base, Create what light event
- Clean Pipe Interrupt Handler, setup DEBUG pipe Handler
- Load Binary

+ svcFlushDataCache

- Map Memory

- add component node to linked list (???)
  - Set handler for interrupt bits 48000 (pipe interrupt)
  - CDC\_DSP\_7(1), CDC\_DSP\_8(1)
  - Set pipe interrupt handler
- DSP Setup { reset  
wait for reply (4, 2) "if reset  
interrupt handler.










# THIS

- +0 : pNext
- +4 : "synthe"
- +c
- +10
- +14
- +18 ~ (Memory map bits)?
- +1c From DSP Binary +0x10F. bit0
- +20 Program Memory Enable bit
- +24 Data Memory Enable bit
- +28 : ~~2x8~~ Program Memory Mapping x8
- +48 : ~~2x8~~ Data Memory Mapping x8 (1 page = 0x200 bytes = 0x80 words)
- +68 : Hw Interrupt Mask
- +6c : Hw Interrupt Handlers x19
- +B8 : Hw Interrupt Handler Param x19
- +104 : Hw Interrupt coverage bits x19







8 bit instead???



"has shaw"  
"swap with shaw"



Tenk Registers



DSP

MMIO region:  $0x7800 \sim 0x8000$  ?

XY:

@ data 0150 : all MMIO address list ?

In MIU

MMIO +  $0x110$  : Double buffer selector register ??

0 →  $0x8000 \sim 0x8000$   
1 →  $0x8000 \sim 0x8000$

~~MMIO +  $0x110$  : Double buffer selector register ??~~

me @



Drage

DAB2 → D292

ABE0 → AB C0

DAE0

0000293B

0x267b  
↓  
a1

252

0000517A

(mov)

alh  
↓

[page+2]

all  
↓

[page+3]

~~267B~~ 2B7B

000051C1

stack

ret

[10] → a0  
[0e] → a1

pack?

pack?

mov a1

0 → [0e]  
resync

0 → [10]

a0 → [696]


a1 → [695]

a0 → [10]


[696] → resync

[695] → a0 → [0e]

04F13



04F24



pack?


pack?



~~4bd3 interrupt 0~~

**4bd3 interrupt 0**

- push all kind of stuff
- ~~take~~ 40 words from ~~0x0000~~ backup



```

  call [1c030] (a0l=0xb)
  if (has interrupt) {
    call [1c032]
    call [1c019] (a0l=0xb)
  }
  
```

CheckInterrupt(index) → read MMIO:200 (interrupt request flag) → right shift according to a0l and 1 → return

AckInterrupt(index) → MMIO+222 → a1 (interrupt Ack) → call [1c048] → switch(--)

[0x0696] → [MMIO+110]  
 [0x0695] → [MMIO+10E]


store the backed  
 restore 0x28


**4c86 interrupt 1**

- push
- backup 0x28
- backup and reset MMIO+10E, +110

```

  call [1c019] (a0l=0xe)
  call [6046] → r4
  call [6057] ← a0l → [page:0]
  call [6063] → r0
  call [608d] → b0
  
```





- 0: 0 + 0
  - 1: +1
  - 2: -1
  - 3: +5
  - 4: +2
  - 5: -2
  - 6: +2?
  - 7: -2
  - ~~8:~~
- 0: 0ff0
  - 1: 0ff+1
  - 2: 0ff-1
  - 3: 0ff-1

default arD 000 | 110 | 01000 | 01100

ar1 010 | 101 | 0110 | 101011

R0	R4	+0	+2
R2	R5	-2	+5

arp0 000 | 010 | 000 | 00100001

arp1 010 | 010 | 11000 | 1100

arp2 010 | 010 | 1010110101

arp3 000 | 01000 | 010 | 0010


+1	+1
+2	+2
-2	-2
-1	-1





# interrupt 2


- push
- backup 0x028
- backup and reset MMIO+LSE, +110
- check interrupt (0xf)
- if (check) {
  - call [0x72]
  - call [0x19] (0xf)
  - AckIntr
- check interrupt (0xa)
- if (--) {
  - call [0x52]
  - call [0x19] (0xa)
  - AckIntr
- Same block for (0x9), call [0x62]



Dis source:



bkrep stack



~~reset~~

reset\_mah

2900  
0 → mod3

↓  
5024  
move MMIO

↓  
2096  
0x160 → sp  
then addr 0x3FF  
dhr  
0 → mod3  
eint

call:

693f  
695f  
6974  
699d - nop  
0223  
699e - nop  
2928 (a0 = [0560], a1 = 0561)  
0229 (a0 = [066e]) - nop

br 05368 (a0 = [066e])

0 status reset

Shadow status reset


call 4FB8 Znic MMIO Table?

call | 1cos2, (GoeZMMIO base)

col | BF0A (Znic MMIO Table)



# Protocol Stack



# DSP Test suite

## Program

0x0000 reset vector ~~br 0000~~

0x1000 main loop

↳


```

while(1) {
    run = 0;
    if (score_pending == 1) {
        score_pending = 0;
        run = 1;
    }
    if (stop_pending == 1) {
        stop_pending = 0;
        run = 0;
    }
    if (run) {
        sp = reg_loader;
        pop...
        br sp = stack
        call tester
        sp = reg_saver;
        push...
    }
    if (!run) br 0x1000
}

```

0x1800

0x2000(\*) tester



0x3000 interrupt handler

Data:

0x0000 signals: +0 run  
 +1 score pending  
 +2 stop pending

~~0x1000~~ stack

0x2000(\*) reg\_loader

0x3000(\*) reg\_saver



r6		x0		my	api
r1		80		api	api
r2		p1		api	sito
r3		x1		api	seti
r4		81		l-	set2
r5		81		sv	mado
r6					madi
r7					mado
a0					aro
a1					ari
b0					app0
b1					api
					api2
					api3

x0  
y0  
p0l  
p0h  
x1  
y1  
p1l  
p1h



mod=4 掩三位, "101" → "000"

X	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
2	3	4	5	6	7	8	9	A	B	C	D	E	F			
3	4	5	6	7	8	9	A	B	C	D	E	F				
4	5	6	7	8	9	A	B	C	D	E	F					
5	6	7	8	9	A	B	C	D	E	F						
6	7	8	9	A	B	C	D	E	F							
7	8	9	A	B	C	D	E	F								
8	9	A	B	C	D	E	F									
9	A	B	C	D	E	F										
A	B	C	D	E	F											
B	C	D	E	F												
C	D	E	F													
D	E	F														
E	F															
F																

1	2	3
0	7	6
1	0	7
2	1	0
3	2	1
4	3	2
5	4	3
6	5	4
7	6	5
8	7	6
9	8	7
A	9	8
B	A	9
C	B	A
D	C	B
E	D	C
F	E	D

$n+5 \equiv n+1 \pmod{4}$   
 $\Rightarrow 0$


101

110



mod = 1  
origin

step



mod = 3 mod 两位加法

X	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1	2	3	0	1	2	3	4	5	6	7	8	9	A	B	C	D
2	3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E
3	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
4	5	6	7	4	5	6	7	8	9	A	B	C	D	E	F	
5	6	7	4	5	6	7	8	9	A	B	C	D	E	F		
6	7	4	5	6	7	8	9	A	B	C	D	E	F			
7	4	5	6	7	8	9	A	B	C	D	E	F				
8	9	A	B	8	9	A	B	C	D	E	F					
9	A	B	8	9	A	B	C	D	E	F						
A	B	8	9	A	B	C	D	E	F							
B	8	9	A	B	C	D	E	F								
C	8	9	A	B	C	D	E	F								
D	8	9	A	B	C	D	E	F								
E	8	9	A	B	C	D	E	F								
F	8	9	A	B	C	D	E	F								

mod = 2

Step 2 两位

X	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1
1	2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2
2	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0
3	0	1	2	0	1	2	0	1	2	0	1	2	0	1	2	0
4	5	6	4	5	6	4	5	6	4	5	6	4	5	6	4	5
5	6	4	5	6	4	5	6	4	5	6	4	5	6	4	5	6
6	4	5	6	4	5	6	4	5	6	4	5	6	4	5	6	4
7	4	5	6	4	5	6	4	5	6	4	5	6	4	5	6	4
8	9	A	8	9	A	8	9	A	8	9	A	8	9	A	8	9
9	A	8	9	A	8	9	A	8	9	A	8	9	A	8	9	A
A	8	9	A	8	9	A	8	9	A	8	9	A	8	9	A	8
B	8	9	A	8	9	A	8	9	A	8	9	A	8	9	A	8
C	D	E	C	D	E	C	D	E	C	D	E	C	D	E	C	D
D	E	C	D	E	C	D	E	C	D	E	C	D	E	C	D	E
E	C	D	E	C	D	E	C	D	E	C	D	E	C	D	E	C
F	C	D	E	C	D	E	C	D	E	C	D	E	C	D	E	C

两位掩码加法

掩码内所有"1"变"0"

mod = 1 一位掩码加法

X	0	1	2	3	4	5	6	7	8
0	1	0							
1	0	1							
2	3	2							
3	2	3							
4	5	4							
5	4	5							
6	7	6							
7	6	7							
8	7	8							
9	8	9							
A	9	A							
B	A	B							
C	A	B							
D	B	C							
E	B	C							
F	B	C							





clrr

@2 @0

0 0 bobl

0 1 bobl

0 2 bobl

0 3 bobl

1 0 bobl 1

1 1 bobl

1 2 bobl

1 3 bobl

2 0 aob0

2 1 aob1

2 2 aoa1

2 3 aoa1

3 0 a1b0

3 1 a1b1

3 2 a1b0


3 3 a1b0



step 6 "+2\*" (new mode)

mod=1: no change

mod=2    mod=3    mod=4    mod=5    mod=6    mod=7    mod=8    mod=9    mod=10




offset+1

mod=on

Legacy = 1/0

brev = 0

step0 = 0/1



offset-1  
mod=0

- 0
- 2
- 4
- 6
- 8
- A
- C
- E
- 10

mod=3

- 0
- 3
- 6
- 9
- 12
- 15
- 18
- 21
- 24
- 27
- 30


mod=6

- 0
- 6
- 12
- 18
- 24
- 30
- 36
- 42
- 48
- 54
- 60



MMIO:  
0.2C2


瞬时读取永远是3, 但连续读取经常是1



push one:

push two: three 4 5 6 7 8 1

push 16:  
2E!



Buffer size **16**

usually 1, flash is 0 on every sample period  
usually 1, flash is 0 occasionally  
"0" has about 1/16 time period

5E18

1234

04BC

82CG

67D41E12

9420 (32C2)

5000+2E0+125E4

mem → 82e6

inc a1  
tcb, bit 4

increased w

"155"

~~AD~~



# BTDM P

recieve

	dsi	transit	dsi/ids
0280	bit9 irq 0000	02A0	bit8 irq 0000
0282	1004	02A2	1004
0284	0004	02A4	0004
0286	0021	02A6	0021
0288	0000	02A8	0000
028A	0000	02AA	0000
028C	0000	02AC	0000
028E		02AE	
0290		02B0	
029E	enable (8000)	02BE	enable (8000)

4100, sample rate divider? **Yes!**  
 Filter (processor clock = 139MHz)  
 $\frac{139000}{4100} \approx 3382$   
 → Matches 32768Hz on 3dhw?


~~buffer size = 7?~~

02C0 bit3 recv bit 3 not set → no receive buffer full?  
 02C2 bit send bit 4 not set → no send buffer empty? ✓  
 bit 3 set → stop send buffer full? ✓

02C4 recv FIFO ✓  
 02C6 send FIFO ✓

02C8

02CA bt-dmp-ffo-flash-channel, accept-ctrl-address test bit 2 spinlock



0034  
16  
2

a0, Addr0,	p+2, +1	DMA+0	ptC: Interrupt save
a1, Addr1	p+4, +3	DMA+4	
b0, size	ptB	DMA+8	
b1,	p+10	DMA+A	
r7+3 (Addr0)	pt6	DMA+12	
r7+4 (Addr1)	pt7	DMA+14	
r7+5		DMA+C	
r7+6 (Addr0)	pt8	DMA+16	
r7+7 (Addr1)	pt9	DMA+18	
r7+8	pt0	"7" = Addr0 in FCRAM?	
r7+9	ptD	"7" = Addr1 in FCRAM?	
r7+A, channel	ptA		
r7+B	ptDE		
r7+C	pt11	<del>DMA+20?</del>	

```


{
  Exchange Interrupt
  if ([r7+8] == 7) { // 6105
    // ...
  }
} else { // 6125 //
  // ...
}

```

```

if ([r7+8] != 7) goes 6135
  @ D23 [channel] = 0x4.
  if (!CheckFCRAM(Addr0, size)) goes 6166 fail
6135:
  if ([r7+9] != 7) goes 616B
    D23 [channel] = 0x8
    if (!CheckFCRAM(Addr1, size)) goes 6166 fail
    goes 616B
    6166: fail, returns
616B:
  spin wait on AHBM.
  if (size == 0) end
6185
b0 = [pt+5] = 1
if ([r7+B] == 0) {
  [r7+3] += 1, [r7+4] += 1
  [r7+6] += 1, [r7+7] += 1
  b0 = [pt+5] = 2
}
6187:
if ([r7+8] == 7) {
  [pt+5] <<= 1
  [r7+3] <<= 1, [r7+6] <<= 1
}

```



```

if ([r7+9] == 7) {
    b0 <<= 1;
    [r7+4] <<= 1; [r7+7] <<= 1;
}

```

switch DMA channel

```
[MMIO + DE] @ 1 = 0x8000
```

```
if ([r7+8] == 7 || [r7+9] == 7) {
```

61AB:

```
AdBm_channel = 06CC[channel]
```

```
q = 60e AdBm_channel
```

```
if (q[q] != 1 << channel) {
```

```
    [MMIO + 1DA] &= 0xPF00
```

```
    q[q] = 1 << channel
```

```
61C3: [0x6CB] | = 1 << channel
```

```
q[0] = [r7+c] | ([r7+B] ? 0x10 : 0x20)
```

61D0:

```
if ([r7+8] == 7)
```

```
    q[4] = 0x200
```

else


```
    q[9] = 0x300
```

61DA:

Transfer DMA param

Note: [pt5] → DMA + E

↓ 0 → DMA + 10





# [ Dma Copy Share 3D ]

a0 = channel

a1 = src

b0 = dst

b1 = size

r7+3 = src w1


r7+4 = dst w1

r7+5 = dma + 1

r7+6 = src w2



r7+7 = dst w2

r7+8 = dma + 2




# DMA tester


Linear Heap @ 0x0




Teak mem region @ 0x500  
size 0x100



param region @ 0x600



## Teak process



# BTAMP 周期实验

5E18

2345

D4BC

82C6

0000

9420

5000+@0+1>5@4

D4BC


82C6

670+1@2; inc

9420

5000+2@0+1>5@4

} write to Fifo



} write to Fifo



+1 @  
+1  
+2 inc  
tseb  
br


result: increased to 0x155

double: 0x2A1



# DMA Registers

# AAEM



81BE channel select

81C0 + 81C2 source address Lo + hi

81C4 + 81C6 dest address Lo + hi

81C8 L0 size




81CA L1 size




81CC L2 size

81CE, 81D0 L0 step (source, dest)

81D2, 81D4 L1 step

81D6, 81D8 L2 step





# DMA+AHBM实验 Read From AHBM

src dst srcstep dststep mode ahbm lench ahbm2

+0	+0	+1	+1	sw	8b	4	200	80 00   00 00   82 00 00 00
					16b			80 81   00 00   82 83 00 00
					32b			$\begin{matrix} +0 \\ 80 & 81 \\ \hline \end{matrix}$   $\begin{matrix} +1 \\ 82 & 83 \\ \hline \end{matrix}$   $\begin{matrix} +2 \\ 80 & 81 \\ \hline \end{matrix}$   $\begin{matrix} +3 \\ 82 & 83 \\ \hline \end{matrix}$
+1					32b			$\begin{matrix} +1 \\ 82 & 83 \\ \hline \end{matrix}$   $\begin{matrix} +2 \\ 80 & 81 \\ \hline \end{matrix}$   $\begin{matrix} +3 \\ 82 & 83 \\ \hline \end{matrix}$   $\begin{matrix} +4 \\ 84 & 85 \\ \hline \end{matrix}$
+2								<del>80 81   82 83   84 85 86 87</del>
+3								80 81   82 83   84 85 86 87

					dw	8b		00 81 00 00
					dw	8b		00 81 00 00
					dw	8b		80 00 00 00   00 81 00 00
+1					dw	8b		00 81 00 00   82 00 00 00
+2					dw	8b		82 00 00 00   80 83 00 00
					dw	16b		80 81 00 00   80 81 00 00
+1					dw	16b		80 81 00 00   82 83 00 00
					dw	32b		80 81 82 83   80 81 82 83
+1/+2					dw	32b		80 81 82 83   80 81 82 83
+3					dw	32b		80 81 82 83   84 85 86 87
					dw	32b x 4		80 81 82 83   88 89 8A 8B

80E0 = 4 { [ 80 81 82 83 84 85 86 87  
88 89 8A 8B 8C 8D 8E 8F  
90 91 92 93 94 95 96 97  
98 99 9A 9B 9C 9D 9E 9F ]

					sw	32b x 8		[ 80 81 86 87 88 89 8E 8F 90 91 96 97 98 99 9E 9F ]
					sw	32b x 4		80 81 86 87 88 89 8E 8F
					sw	16b x 8		[ 80 81 00 00 84 85 00 00 88 89 00 00 8C 8D 00 00 ]
					sw	16b x 8		[ 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F ]
+1					sw	16b x 8		[ 00 00 82 83 00 00 86 87 00 00 8A 8B 00 00 8E 8F ]
+1					dw	8b x 8		

# Write To AHBM

src	dst	srcstep	dststep	mode	ahbm	length	Result
<del>to</del>	to	<del>+1</del>	+2	sw	16b	4	20 21 22 23 24 25 26 27
+0x10	to	+1			8b		20 - 22 - 24 - 26 -
			+1		8b		20 23 24 27
			+3		8b		20 - - 23 - - 24 - - 27
			+4		8b		20 - - - 23 - - - 24 - - - 26
<del>to</del>		+1			8b		22 25 26 29
+0x10	+1		+1		8b		- 21 22 25 26
			+1		16b		20 23 24 27 (!)
		(repeat)	+2		16b		20 21 22 23 24 25 26 27
	+1		+1		16b		- 21 22 25 26 27 -
	+1		+2		16b		- 21 - 23 - 25 - 27
	+0		+3		16b		20 21 - 23 - - 24 25 - 27
			+3		32b		20 21 00 00 - - 00 00 - 27 00 00
			+4		32b		20 21 00 00 22 23 00 00 24 25 00 00 26 27 00 00
			+2		32b		20 21 00 00 24 25 00 00
			+1		32b		20 23 00 00
	+1		+1		32b		- 21 00 00 26 27 00 00
	+0		+5		32b		20 21 00 00 - 23 00 00 - 26 00 00 - 27
	+0		+1	dw	8b		20 23 - - -
		+2	+1	dw	8b		20 27 - - -
			+2	dw	8b		20 - 24 -
+10/+11			+3	dw	8b		20 - - 27
+12			+3	dw	8b		24 - - 28
+10			+3	dw	16b		20 21 - 27
			+2	dw	16b		20 21 24 25
			+1	dw	16b		20 27
			+4	dw	16b		20 21 - - - 24 25
			+4	dw	32b	8	20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
			+5	dw	32b	8	20 21 22 23 - 27 00 00 - 2A 2B - - 2D
			+4	dw	32b x 8	8	Dead
			+4	dw	32b x 8	32	20 ~ 2F
		+2	+4	dw	32b x 4	16	20 ~ 3F
		+2	+8	dw	32b x 4	16	20 ~ 3F, <sup>16↑</sup> - - - - 30 ~ 3F



# AAC Decode dissect

