gdkchan
0b52ee6627
Optimize BIC, BSL, BIT, BIF, XTN, ZIP, DUP (Gp), FMADD (Scalar) and FCVT (Scalar) using SSE intrinsics (#405)
* Optimize BIC, BSL, BIT, BIF, XTN, ZIP, DUP (Gp), FMADD (Scalar) and FCVT (Scalar) using SSE intrinsics, some CQ improvements
* Remove useless space
* Address PR feedback
* Revert EmitVectorZero32_128 changes
2018-09-26 23:30:21 -03:00
..
2018-09-19 17:07:56 -03:00
2018-05-26 17:50:47 -03:00
2018-09-19 17:07:56 -03:00
2018-08-15 15:59:51 -03:00
2018-09-26 23:30:21 -03:00
2018-05-26 17:50:47 -03:00
2018-09-26 23:30:21 -03:00
2018-09-19 17:07:56 -03:00
2018-09-19 17:07:56 -03:00
2018-09-08 14:24:29 -03:00
2018-09-22 17:26:18 -03:00
2018-09-19 17:07:56 -03:00
2018-09-19 12:16:20 -03:00
2018-09-19 17:07:56 -03:00
2018-05-26 17:50:47 -03:00
2018-09-19 17:07:56 -03:00
2018-09-19 17:07:56 -03:00
2018-06-30 12:43:04 -03:00