mirror of
https://github.com/ryujinx-mirror/ryujinx.git
synced 2024-12-05 13:07:56 +01:00
36e8e074c9
* Fix and simplify TranslatorCache * Fix some assignment alignments, remove some unused usings * Changes to ILEmitter, separate it from ILEmitterCtx * Rename ILEmitter to ILMethodBuilder * Rename LdrLit and *_Fix opcodes * Revert TranslatorCache impl to the more performant one, fix a few issues with it * Allow EmitOpCode to be called even after everything has been emitted * Make Emit and AdvanceOpCode private, simplify it a bit now that it starts emiting from the entry point * Remove unneeded temp use * Add missing exit call on TestExclusive * Use better hash * Implement the == and != operators
74 lines
2.5 KiB
C#
74 lines
2.5 KiB
C#
using System.Collections.Generic;
|
|
|
|
namespace ChocolArm64.Translation
|
|
{
|
|
class ILBlock : IILEmit
|
|
{
|
|
public long IntInputs { get; private set; }
|
|
public long IntOutputs { get; private set; }
|
|
public long IntAwOutputs { get; private set; }
|
|
|
|
public long VecInputs { get; private set; }
|
|
public long VecOutputs { get; private set; }
|
|
public long VecAwOutputs { get; private set; }
|
|
|
|
public bool HasStateStore { get; private set; }
|
|
|
|
private List<IILEmit> _emitters;
|
|
|
|
public int Count => _emitters.Count;
|
|
|
|
public ILBlock Next { get; set; }
|
|
public ILBlock Branch { get; set; }
|
|
|
|
public ILBlock()
|
|
{
|
|
_emitters = new List<IILEmit>();
|
|
}
|
|
|
|
public void Add(IILEmit emitter)
|
|
{
|
|
if (emitter is ILBarrier)
|
|
{
|
|
//Those barriers are used to separate the groups of CIL
|
|
//opcodes emitted by each ARM instruction.
|
|
//We can only consider the new outputs for doing input elimination
|
|
//after all the CIL opcodes used by the instruction being emitted.
|
|
IntAwOutputs = IntOutputs;
|
|
VecAwOutputs = VecOutputs;
|
|
}
|
|
else if (emitter is ILOpCodeLoad ld && ILMethodBuilder.IsRegIndex(ld.Index))
|
|
{
|
|
switch (ld.IoType)
|
|
{
|
|
case IoType.Flag: IntInputs |= ((1L << ld.Index) << 32) & ~IntAwOutputs; break;
|
|
case IoType.Int: IntInputs |= (1L << ld.Index) & ~IntAwOutputs; break;
|
|
case IoType.Vector: VecInputs |= (1L << ld.Index) & ~VecAwOutputs; break;
|
|
}
|
|
}
|
|
else if (emitter is ILOpCodeStore st && ILMethodBuilder.IsRegIndex(st.Index))
|
|
{
|
|
switch (st.IoType)
|
|
{
|
|
case IoType.Flag: IntOutputs |= (1L << st.Index) << 32; break;
|
|
case IoType.Int: IntOutputs |= 1L << st.Index; break;
|
|
case IoType.Vector: VecOutputs |= 1L << st.Index; break;
|
|
}
|
|
}
|
|
else if (emitter is ILOpCodeStoreState)
|
|
{
|
|
HasStateStore = true;
|
|
}
|
|
|
|
_emitters.Add(emitter);
|
|
}
|
|
|
|
public void Emit(ILMethodBuilder context)
|
|
{
|
|
foreach (IILEmit ilEmitter in _emitters)
|
|
{
|
|
ilEmitter.Emit(context);
|
|
}
|
|
}
|
|
}
|
|
} |