Cool_Tools/NeoGeoAES-3.5
1
0
Fork 0
mirror of https://github.com/Board-Folk/NeoGeoAES-3.5.git synced 2024-11-14 10:07:39 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity
c06bf853f9
NeoGeoAES-3.5/README.md
Chrissy c06bf853f9
Update README.md
2023-08-28 12:32:32 +01:00

3.9 KiB
Raw Blame History

NeoGeoAES-3.5 PCB Reproduction

This repository contains the recreation of main board PCB for NeoGeo AES console. This recreation is based on the available schematics for the NeoGeo AES and reverse engineering using scanned images of the original boards' copper layers, so should be reasonably accurate reproductions.

PCB

PCB Production

Minimum track widths, clearances and via sizes are within the standard offering of modern PCB fabricators. Development was done using JLCPCB.

The design is verified to work as a 2-layer PCB.

Bill of Materials

Most parts are marked on the board and it is expected that these will be reused from a donor board. It is completely possible that your particular board uses different (but compatible) parts so it's advisable to take photos before starting. For a complete BOM, consult the KiCad projecs BOM folder, there you will find a csv file or a pdf.

PDF BOM

Interactive BOM

9v or 5v

The NeoGeo AES 3-5 could come configured as either 9v or 5v supply input.

My board is 9v which this repository is based on. Due to this i have marked on the schematics/bom which parts are not to populate if using 9v or 5v and by default the 5v circuit is N.F (Not Fitted).

C66 was also not populated.

Links

There are various links around the board.

  • NTSC1 / PAL2 - Only one of these should be populated, i would be very very very bad if both are populated as one links to GND and the other to VCC.

  • PAL1 and PAL2 - if your board is configured for PAL with the appropriate crystal, these should be populated

  • NTSC1 - if your board is configured for NTSC, this should be populated with the appropriate crystal

  • 5863 / 5814 - depending on your memory type, one of these should be populated

  • J1 - BERR Signal into the CPU. Default is off

  • J2 - DOGE Signal into the NEO-B1. Default is off

  • J3 / J4 - This is for the EVEN signal to the LSPC2 chip. J3 is already enabled by default

Memory

  • 5814 - The shorter of the RAM Chips, make sure to populate into socket to the far right and populate the correct Jumper
  • 5863 -The longer of the RAM Chips, uses the whole socket. Populate the correct jumper.

Thanks

  • Rob Taylor (@PeepoUK) for doing most of the PCB layout.

  • Simon "Aergan" Lock (@Aergan) Cosam ([@cosam_the_great]) Dennis (@PointerFunction) Leo Oliveria (@leo__oliveira) Zaxour 阿宅, (@zaxour) Ian Cudlip (@grandoldian) for their insights, support and testing of the prototype boards.

  • The rest of the Board Folk Team for their support and general coolness.

  • The NeoGeo Development Wiki (https://wiki.neogeodev.org/) for making the original NeoGeo-2 Schematics available, and the people who maintain this site.

Legal

As the product of this project is a replica of a proprietary product, the the author makes no claim of copyright to the schematics nor PCB layouts and releases these into the public domain, solely for the purposes of study and historical preservation.

You are free to produce PCBs based on this project's designs at your own risk and without limitation, for your own use or for sale and/or repair at a reasonable price. Attribution is appreciated. The authors are not obliged to provide support of any kind.

Under no circumstances will the authors be held responsible or liable in any way for losses, damages or costs resulting from the use of the information and/or resources of this project.

The resources are provided "as-is" without warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.